Skip to content

Exams/m2014 q4h

Problem Statement

Implement the following circuit:

My Solution

module top_module (
    input in,
    output out);

    assign out = in;
endmodule