HDLBits Verilog Exams/m2014 q4e 来源:Exams/m2014 q4e - HDLBits Problem Statement Implement the following circuit: My Solution module top_module ( input in1, input in2, output out); assign out = ~(in1|in2); endmodule Note 注意运算顺序。